Important Notice: Our web hosting provider recently started charging us for additional visits, which was unexpected. In response, we're seeking donations. Depending on the situation, we may explore different monetization options for our Community and Expert Contributors. It's crucial to provide more returns for their expertise and offer more Expert Validated Answers or AI Validated Answers. Learn more about our hosting issue here.

After SPICE extraction from SUE, Im getting transistors sizes that are a factor of 1u less than what I specified. Whats going on?

0
Posted

After SPICE extraction from SUE, Im getting transistors sizes that are a factor of 1u less than what I specified. Whats going on?

0

Let’s take a look at where the problem arised. In SUE, when you edit the parameters of transistors, the numbers you entered are automatically assumed to be in units of ‘um’. When you use, say, ‘2*ln_min’ to be the width of transistors, your SPICE deck would read like: .SUBCKT inverter in out WP=2*lp_min LP=lp_min WN=1 LN=ln_min M_0 out in gnd gnd n W=’WN*1u’ L=LN ad=’arean(WN,sdd)’ as=’arean(WN,sdd)’ + pd=’perin(WN,sdd)’ ps=’perin(WN,sdd)’ Naturally, you have just defined a transistor with width of 2*0.25u*1u. The remedy one of the following:- Avoid using syntacs like 2*lp_min for width of transistors defined in SUE Replace “WP=2*lp_min” with “WP=2*0.25”. Note that the macros AD, PD, AS and PS require the WP to be defined in units of um.

Related Questions

What is your question?

*Sadly, we had to bring back ads too. Hopefully more targeted.