Important Notice: Our web hosting provider recently started charging us for additional visits, which was unexpected. In response, we're seeking donations. Depending on the situation, we may explore different monetization options for our Community and Expert Contributors. It's crucial to provide more returns for their expertise and offer more Expert Validated Answers or AI Validated Answers. Learn more about our hosting issue here.

For RT operation, what are the functional and architectural differences between the Mini-ACE™ and the Enhanced Mini-ACE™?

April 26, 2017architectural differences Enhanced Functional mini-ace™ operation RT

0

Posted

For RT operation, what are the functional and architectural differences between the Mini-ACE™ and the Enhanced Mini-ACE™?

1 Answer

0

Posted

A. The Enhanced Mini-ACE™ is available with versions for which the logic sections may be powered by 3.3V. The Mini-ACE™ is not; its logic may only be powered by +5V. In addition, the Enhanced Mini-ACE™’s ENHANCED CPU ACCESS feature allows for a shorter maximum holdoff time for processor-to-ACE memory and register transfers. This time has been reduced from about 2.8 µs max (at 16 MHz) for Mini-ACE™, to about 600 ns max (at 16 MHz) for Enhanced Mini-ACE™. Also, for RT mode, the Enhanced Mini-ACE™ includes the following new architectural features: (1) Global circular buffer. That is, a circular buffer that may be used by all subaddresses or a subset of all subaddresses. Note that both the Mini-ACE™ and Enhanced Mini-ACE™ RTs have circular buffers that may be programmable by individual subaddresses. (2) The addition of a 50% rollover interrupt for circular buffers. Note that both the Mini-ACE™ and Enhanced Mini-ACE™ also have interrupts for (100%) circular buffer rollover. (3) An interrupt