How can SMM affect Interrupt Processing?
Let me quote an explanation written by Poul-Henning Kamp from the newsgroup: I was gathering some data for Professor David L. Mills today and they looked lousy to put it mildly, every 300-400 seconds I had a 40-50 microsecond peak in my data. After some debugging I know know what it was: The SMM mode interrupts to the BIOS. This machine is brand new, and I had never put a PPS signal on it before, it uses the PIIX4 chip from Intel and appearantly the SMM BIOS gets called at regular (but not very precise) intervals to monitor temperatures and fans and whats not. Needless to say, this could not be disabled in the BIOS setup. I found out I could disable the SMI output from the PIIX4 to the CPU by clearing bit zero in the GLBCTL register in the third function of the 82371AB chip. You need to find the IO base address from register 0x40 in the PCI header, and add the 0x28 to that address. For my motherboard that ended up being 0xe428, your milage will vary, and you should Do The Right Thing t
Related Questions
- What if I have limited dental benefits available through my Federal Employee Health Benefit (FEHB) Plan? How does this affect my MetLife dental claims?
- How will the Microsoft Kerberos implementation affect my access to non-Microsoft Kerberos services?
- How does wilderness designation in a park affect people?