How do I create a Verilog module in a VHDL design?

create design module verilog vhdl
0
Posted

How do I create a Verilog module in a VHDL design?

0

Create the module and choose from the component pop-up menu Entity > Properties. Change the HDL type into Verilog.