Important Notice: Our web hosting provider recently started charging us for additional visits, which was unexpected. In response, we're seeking donations. Depending on the situation, we may explore different monetization options for our Community and Expert Contributors. It's crucial to provide more returns for their expertise and offer more Expert Validated Answers or AI Validated Answers. Learn more about our hosting issue here.

How do I interface with 3.3V I/O standards in Quartus II software for Stratix IV devices?

0
Posted

How do I interface with 3.3V I/O standards in Quartus II software for Stratix IV devices?

0

Solution The Stratix® IV device family is compliant with 3.3V LVTTL and 3.3V LVCMOS I/O standards when using a VCCIO of 3.0V. Stratix IV devices do not support VCCIO voltages of 3.3V. In the Quartus® II software, you should select “3.3-V LVTTL” or “3.3-V LVCMOS” as the I/O standard in the Assignment Editor or Pin Planner. When you compile your design, the .pin file will indicate the appropriate VCCIO voltage for the I/O banks supporting these standards. When 3.3V LVTTL or 3.3V LVCMOS output or bidirectional pins exist in the I/O bank, the VCCIO will need to be connected to 3.0V on the PCB. More information can be found in I/O Features in Stratix IV Devices (PDF) and the Stratix IV GX Device Family Pin Connection Guidelines (PDF).

What is your question?

*Sadly, we had to bring back ads too. Hopefully more targeted.