How does the accuracy of gate-level Calibre xRC extraction compare with transistor-level extraction?
A. Although gate-level extraction “stops” at the cell pins, Calibre xRC will take internal gate geometries into account when extracting parasitics. For example, if interconnects pass over a gate, there will be parasitics between the interconnect and the gate geometries in proximity to it. Calibre xRC calculates those parasitics so the accuracy is comparable for gate- and transistor-level extraction.