Jitter on the data signal reduces the usable width of the center-waveform window available for monitoring logic values. The result can be an indecipherable message. Designers of today’s wireless systems demand the use of low-jitter circuit components and topology. Critical timing components, such as clock oscillators and VCXOs, are required to have rigorous control over jitter performance.