I can write a counter a lot quicker using regular Verilog. Why would I use Rapid HDL?
Now that the counter is part of the Rapid HDL library, nobody has to write a counter again. This counter can handle many permutations of parameters. After a library of components has been constructed, the speed of development dramatically improves. With Rapid HDL a microprocessor can be customized and generated from an XML file in an hour or so.